ECE 462

fall 2013
 
All Classes
Logic Design

Credit: 3 hours.

Design of combinational networks; hazards; finite state machines; design of sequential networks in fundamental mode and pulse mode; state reduction; state assignment and races; fault detection and testing. Prerequisite: ECE 290 or CS 231.

Closed
Section Status Closed
Open
Section Status Open
Pending
Section Status Pending
Open (Restricted)
Section Status Open (Restricted)
Unknown
Section Status Unknown
Section Status updates every 10 minutes.
Detail Status CRN Type Section Time Day Location Instructor