ECE 498

Spring 2023 All Classes

All Classes

Credit: 1 TO 4 hours.

Subject offerings of new and developing areas of knowledge in electrical and computer engineering intended to augment the existing curriculum. See Class Schedule or departmental course information for topics and prerequisites.

0 to 4 undergraduate hours. 0 to 4 graduate hours. May be repeated in the same or separate terms if topics vary.

ECE 498 class schedule data for spring 2023
CRN Type Section Time Day Location Instructor Section Details
33961
Lecture
AB3
2:00PM -3:20PM
TR
2017 Electrical & Computer Eng Bldg
Banerjee, A
Part of Term:
1
Date Range:
01/17/23-05/03/23
Credit:
3 hours
Section Title:
Power Electronics Control
Section Info:
This course aims to educate students in the detailed modeling, average-value modeling, thermal considerations, and control design of power electronic converters. Part 1 addresses energy storage and switch components and modeling techniques in major classes of power converters. Detailed and average-value modeling and control concepts are presented. Part 2 focuses on PWM strategies, controller designs, and their control impact. Part 3 considers grid-tied applications and nonlinear control methods for power converters. Material on transient thermal models will connect the impact of controls on thermal effects. The course includes a final project for experience in the design, control, and simulation of power converters for an electric vehicle application. Prerequisites: ECE 464 (required) and ECE 486 (recommended).
69589
Lecture
KF3
9:30AM -10:50AM
TR
3081 Electrical & Computer Eng Bldg
Fang, K
Part of Term:
1
Date Range:
01/17/23-05/03/23
Credit:
3 hours
Section Title:
Quantum Optics & Devices
Section Info:
Quantum Optics and Quantum Devices. This course is planned to prepare ECE students for the advent of quantum technology era with the essential physics and device knowledge. The focus of the course is on the quantum optical sector of the broader field of quantum information and quantum computing. It covers main topics in quantum optics, basic quantum information protocols and their implementation using quantum optics, and representative quantum device architectures, not limited to photonics, for quantum information processing. Prerequisites: ECE 329/350, PHY 214 or ECE 487
70829
Lecture
KF4
9:30AM -10:50AM
TR
3081 Electrical & Computer Eng Bldg
Fang, K
Part of Term:
1
Date Range:
01/17/23-05/03/23
Credit:
4 hours
Section Title:
Quantum Optics & Devices
Section Info:
Quantum Optics and Quantum Devices. This course is planned to prepare ECE students for the advent of quantum technology era with the essential physics and device knowledge. The focus of the course is on the quantum optical sector of the broader field of quantum information and quantum computing. It covers main topics in quantum optics, basic quantum information protocols and their implementation using quantum optics, and representative quantum device architectures, not limited to photonics, for quantum information processing. Prerequisites: ECE 329/350, PHY 214 or ECE 487
48559
Laboratory
Lecture
SJP
SJP
ARRANGED
12:30PM -1:50PM
n.a.
TR
Location Pending
3015 Electrical & Computer Eng Bldg
Patel, S
Patel, S
Part of Term:
1
Date Range:
01/17/23-05/03/23
Credit:
4 hours
Section Title:
Accelerator Architectures
Section Info:
Specialized, accelerator chip architectures are an important category of computing devices due to the significant performance/power/area advantage they bring over general purpose architectures. Accelerator architectures are optimized for performance, power, energy or cost for the needs of a specific class of applications, specialized for their computational needs. Examples include graphics processing unit (GPU) architectures, ML accelerators, digital signal processors, and mobile processors. This course will explore various design principles for families of accelerator architectures, examining implications on computing and dataflow, parallelism, memory hierarchies, interconnects, and software. There will be a team-oriented design project in which teams build their own accelerator architecture in a design language such as System Verilog following an ASIC-like flow for an open RISC-V core for a class of workloads of their choosing. Prerequisites: ECE 411 or CS 433, experience with System Verilog
COURSE EXPLORER
Email: Course Explorer Feedback

OFFICE OF THE REGISTRAR | 901 W. Illinois Street, Urbana, Illinois 61801

Site developed by: Technology Services at Illinois | UNIVERSITY OF ILLINOIS URBANA-CHAMPAIGN
1102 Digital Computer Laboratory | MC-256 | Urbana, IL 61801 | phone 217-244-7000