ECE 512

Spring 2009 All Classes

All Classes

Credit: 4 hours.

Design of high performance computer systems; instruction level concurrency; memory system implementation; pipelining, superscalar, and vector processing; compiler back-end code optimization; profile assisted code transformations; code generation and machine dependent code optimization; cache memory design for multiprocessors; synchronization implementation in multiprocessors; compatibility issues; technology factors; state-of-the-art commercial systems.

Same as CSE 528. Prerequisite: ECE 511 and CS 426.

ECE 512 class schedule data for spring 2009
CRN Type Section Time Day Location Instructor Section Details
39333
Lecture-Discussion
G
2:00PM -3:20PM
TR
170 Everitt Laboratory
Frank, M
Part of Term:
1
Date Range:
01/20/09-05/06/09
Credit:
4 hours
Restriction(s):
Restricted to Graduate - Urbana-Champaign.
COURSE EXPLORER
Email: Course Explorer Feedback

OFFICE OF THE REGISTRAR | 901 W. Illinois Street, Urbana, Illinois 61801

Site developed by: Technology Services at Illinois | UNIVERSITY OF ILLINOIS URBANA-CHAMPAIGN
1102 Digital Computer Laboratory | MC-256 | Urbana, IL 61801 | phone 217-244-7000